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Abstract—An improved Phase-Locked Loop (PLL) for 
extracting phase and frequency of the fundamental component of 
a highly distorted grid voltage is presented. The structure of the 
single-phase PLL is based on the Synchronous Reference Frame 
(SRF) PLL and uses an All Pass Filter (APF) to generate the 
quadrature component from the single phase input voltage. In 
order to filter the harmonic content, a Moving Average Filter 
(MAF) is used, and performance is improved by designing a lead 
compensator and also a feed-forward compensator. The 
simulation results are compared to show the improved 
performance with feed-forward. In addition, the frequency 
dependency of MAF is dealt with by a proposed method for 
adaption to the frequency. This method changes the window size 
based on the frequency on a sample-by-sample basis. By using this 
method, the speed of resizing can be reduced in order to decrease 
the output ripples caused by window size variations. 
Keywords—All Pass Filter (APF); feed-forward compensator; 
frequency adaptive averaging window; lead compensator; Moving 
Average Filter (MAF); Synchronous Reference Frame Phase-
Locked Loop (SRF-PLL). 
I. INTRODUCTION 
Almost all grid-connected devices, like battery or 
photovoltaic inverters, require synchronization with the 
fundamental frequency of the grid voltage which may be highly 
distorted by harmonics and have a limited variable frequency as 
well. Better synchronization leads to improved accuracy and 
stability of these devices. Many methods have been proposed in 
order to detect the frequency and phase of voltage. Synchronous 
Reference Frame Phase-Locked Loop (SRF-PLL), which is a 
closed loop feedback control system, is widely used for this 
purpose. It regulates the phase error to zero and estimates the 
frequency in the control loop, in contrast with the Fourier PLL 
in [1]. In an SRF-PLL, the input signal is transformed to the 
synchronous reference frame in order to obtain the dq 
components. To obtain these components in single phase, in the 
first stage, the quadrature component of the input signal is 
created. Various methods have been proposed for this purpose 
including Second Order Generalized Integrator (SOGI), All 
Pass Filter (APF), Hilbert transform, transport delay and inverse 
Park [2], [3]. All these methods have their own advantages and 
drawbacks. APF can be easily implemented with a very low 
amount of computations. Its frequency response has a flat unity 
gain with infinite bandwidth, and therefore, it has a faster 
conversion speed compared to the other methods. However, it 
does not filter the harmonics, and they are present in the output. 
In the next stage, a filtering method is required to eliminate 
the harmonic contents of the distorted dq components. Notch 
filters are proposed for this purpose. Moving Average Filtering 
technique (MAF) is widely used because of its low required 
computations, simple digital implementation and effectiveness 
[4]-[11]. Nonetheless, it limits the response speed, considerably. 
Some methods like delay compensation [5] or lead compensator 
[6] have been suggested for compensation of this delay. The 
method proposed in this paper is to use an angle feed-forward 
compensation which improves the response compared to the 
other methods. In [12] an angle feed-forward term which uses 
the arctan function is presented. The feed-forward compensator 
presented in this paper does not require the implementation of 
this function. In addition, compared to the Fourier PLL 
presented in [6] which only employs feedback, SRF-PLL with 
feed-forward compensation is expected to achieve a better 
performance. Furthermore, MAF has a frequency dependency 
problem. Some adaptive methods, based on the variable 
sampling frequency and variable window size, have been 
proposed to deal with this issue [7]-[11]. In this paper, an 
improved adaptive method based on the latter one is proposed.  
The objective of this paper is to provide an approach for 
modeling and design of the controller for a single-phase SRF-
PLL, with either a Proportional–Integral (PI) lead controller or a 
PI feed-forward controller, which deals with the issues of MAF-
based PLLs. In the first part, a small signal model is obtained 
which includes the response to both the phase and frequency 
variations. Then, controllers, by using the pole placement 
technique, are designed and compared. Finally, the adaptive 
method is described, and simulation results are compared. 
II. SINGLE-PHASE SRF-PLL STRUCTURE 
The block diagram of PLL with both the PI-Lead and PI-FF 
controller is depicted in Fig. 1. The objective of this structure is 
to regulate the q component to zero by using a closed loop 
control. Consequently, the frequency and phase of input signal 
is followed by PLL. The quadrature component is made by an 
APF with the following transfer function. 
Fig. 1.  Block diagram of the proposed PLL structure. 
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ω is the calculated frequency which is fed back from 
frequency output of PLL. This filter introduces 90° lag in ω in 
order to generate the β component. The result is transformed to 
the synchronous reference frame by using (2). 
 ቂݒௗݒ௤ቃ ൌ ቂ
cos ߠ sin ߠ
െsin ߠ cos ߠቃ ൤
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θ	is the calculated phase fed back from PLL phase output. If 
harmonics of the fundamental frequency as well as the DC 
component are present in the signal, the q component, which 
must be DC, contains all the harmonics after transformation as 
shown in (3). 
 ݒ௤ ൌ ଵܸ sin߮ଵ ൅ ଴ܸ sinሺ߱ݐ ൅ ߮଴ሻ ൅ ଶܸ sinሺ2߱ݐ ൅ ߮ଶሻ…
Since only the DC component is of interest, harmonics must 
be eliminated. MAF, with the function in (4), can eliminate all 
the harmonic content in (3). It calculates the average of vq over 
a window size of Tw. If Tw is equal to the period of the minimum 
frequency content of vq, i.e. 2π/ω, this frequency content and its 
entire harmonics are averaged and removed. 
 ̅ݒ௤ ൌ ଵ்ೢ ׬ ݒ௤ሺ߬ሻ݀߬
௧
௧ି்ೢ  
In order to limit the output frequency and window size in 
transients, a limiter is used to restrict the output frequency range 
to ±0.1ω0. A quite wide-band low pass filter is also placed to 
filter the ripples of ω introduced by the controller. 
III. MODELLING OF PLL 
The small signal model of PLL which is presented in Fig. 2 
is obtained by using some approximations as follows. 
A. All Pass Filter and αβ to dq Transform 
The first stage of PLL, in fact, is a phase comparator which 
gives the phase difference between input signal and PLL output 
phase. It also introduces a delay caused by APF. In order to 
obtain the model for this stage, the response to a small signal 
phase error is calculated. If an input signal is considered with a 
small signal ∆φ1 step change after one cycle, in order not to 
include the initial transient response to other parameters, as 
ݒఈ ൌ ൜ ଵܸ ܿ݋ݏሺ߱଴ݐሻ ,																0 ൑ ݐ ൏ ଴ܶଵܸ cosሺ߱଴ݐ ൅ ∆߮ଵሻ ,											ݐ ൒ ଴ܶ  
and after finding the time response of APF to vα and using the 
small signal approximation for ∆φ1, 
 ݒఉ ൎ ଵܸ sinሺ߱଴ݐ ൅ ∆߮ଵሻ െ ଵܸ∆߮ଵ݁ିఠబ௧,								ݐ ൐ ଴ܶ. 
After dq transformation, vq is obtained as 
 ݒ௤ ൎ ଵܸ∆߮ଵሺ1 െ ݁ିఠబ௧ሻ,								ݐ ൐ ଴ܶ 
The Laplace transformation of (7) leads to 
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which is a first order filter with the time constant of 1/ω0. Also, 
its gain is dependent on the magnitude of the input voltage. So, 
a normalization algorithm is required to keep the magnitude of 
the input voltage and the transfer function constant, regardless 
of large variations of the magnitude. 
Moreover, since the operation of APF is also dependent on 
ω, response to frequency variations must be included in the 
model. By following a similar approach and by considering the 
slope of the phase shift of APF frequency response in ω0, which 
is -Δω/ω0, the transfer function for small frequency variations is 
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B. Moving Average Filter 
By using (4), the transfer function of MAF is obtained as 
 ܣெ஺ிሺݏሻ ൌ ௩ത೜ሺ௦ሻ௩೜ሺ௦ሻ ൌ
ଵି௘ష೅ೢೞ
்ೢ ௦ . 
Frequency response is obtained by substituting s=jω as 
 ܣெ஺ிሺ݆߱ሻ ൌ ቚୱ୧୬ሺఠ்ೢ ଶ⁄ ሻఠ்ೢ ଶ⁄ ቚ ∠ െ
ఠ்ೢ
ଶ . 
It shows that MAF has zero gain in frequencies equal to 
integer multiplication of 1/Tw. The transfer function in (10) can 
be approximated as shown in (12). 
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Bode diagram of Fig. 3 shows the frequency response of 
MAF and the approximated one. 
IV. DESIGN OF CONTROLLER 
The main issue of MAF is its introduced delay in the control 
loop which slows down the system response. It was shown in 
(12) that MAF function can be approximated by a first order 
system with a slow pole at 2/Tw. So, by having only a PI 
controller, the performance is not satisfactory. The suggested 
methods for speeding up the system are using a lead 
compensator in order to replace the slow pole with a faster one 
or using a delay compensation predictor which is equivalent to a 
single zero that cancels out this pole. In this paper a feed-
forward compensator is also introduced for this purpose. 
Fig. 2.  Small signal model. 
A. Lead Compensator 
Transfer function of the designed lead compensator is 
 ܣ௅௘௔ௗሺݏሻ ൌ ଵାୱ
೅
మೢ
ଵା௦ ఠ೛,ಽ೐ೌ೏⁄ 	,								߱௣,௅௘௔ௗ ≫
ଶ
்ೢ . 
It has a zero on real axis in 2/Tw which cancels out the pole 
introduced by MAF in the open loop transfer function. It also 
has a real pole with a value much greater than the zero. In other 
words, the lead compensator shifts the slow pole to left and 
increases the open loop bandwidth. In addition, because of the 
presence of another slow pole in ω0, and therefore, the limited 
open loop bandwidth, shifting this pole to very far place is not 
very effective in speeding up the system and only increases the 
ripples caused by the compensator. Therefore, in order to have 
an effective compensation, the value of the pole, i.e. ωp,Lead, was 
set to be five times the value of zero. 
B. Angle Feed-Forward Compensator 
A feed-forward compensator can also be used in order to 
compensate the delay. It will be shown in the next part that it 
introduces a zero in the open loop transfer function which can 
be set to cancel out the slow pole. Feed-forward also improves 
the performance for large phase variations. When there is a 
large change in the phase of input signal, early estimation of the 
angle by feed-forward term improves the delay of system in 
phase measurement. In addition, when ∆φ1 in (5) is too large for 
the small signal model to be valid, the performance of the 
control system may degrade. Feed-forward compensation 
reduces ∆φ1 during these large variations. By using vdq, as 
shown in (14), a rough estimation of the ∆φ1 can be obtained in 
an early stage and added to the output phase. In steady state, the 
average value of vq converges to zero and so does the θFF. The 
feed-forward term must be calculated by using the averaged vdq 
values in order not to include their harmonic content. 
 ߠிி ൌ arctan ቀ௩ത೜௩ത೏ቁ 
In order to reduce the time required for computation or table 
lookup of this term, it is replaced with its derivative as shown in 
(15). This term is added to the input of the final integrator in 
order to be integrated as θFF in the output, as shown in Fig. 1. 
 ߠሶிி ൌ ௩തሶ೜௩ത೏ି௩തሶ೏௩ത೜௩ത೏మା௩ത೜మ  
C. Open Loop Transfer Function 
The approximated transfer functions are used to derive the 
open loop transfer function. With the assumption of a 
normalized V1 to unity, the small signal transfer function for 
both the PI-FF and PI-Lead cases is obtained as 
 ܣை௅ ൌ ஺ಾಲಷሺ௦ሻ஺ಽ೐ೌ೏ሺ௦ሻൣிி௦
మା௄೛௦ା௄೔൧
ቀ ೞഘబାଵቁቀୱమି
ೞ
ሺೞశഘబሻ஺ಾಲಷሺ௦ሻ஺ಽ೐ೌ೏ሺ௦ሻൣ௄೛௦ା௄೔൧ቁ
.
For PI-FF controller, FF is one and ALead(s) is removed. For 
PI-Lead, FF is zero. Addition of the feed-forward to the control 
loop adds a zero to the open loop transfer function. This zero 
can cancel out the slow pole of MAF. Therefore, feed-forward 
can be used in place of a lead compensator or a predictor in 
order to improve the performance of PLL. 
D. Pole Placement Technique 
The closed loop poles of the system are the roots of the 
denominator of the closed loop transfer function. With the 
assumption of the approximated MAF transfer function in (12), 
and a unity gain feedback, the denominator is 
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where ω1 is 2/Tw and FF	 is 1 for PI-FF controller, and ω1 is ωp,Lead and FF is zero for the PI-Lead controller. Dominant pole 
approximation is used for this fourth order system. It is assumed 
with two dominant poles which are to be placed in 
 ݌ଵ, ݌ଶ ൌ ݌଴ േ ݆݌଴. 
If two roots of a fourth order polynomial are equal to p1 and 
p2, by using some algebraic calculations, the relationships in 
(19) are obtained between the coefficients of this polynomial. 
 ൜ܿ ൌ 2݌଴ሺܾ െ ܽ݌଴ሻ																݀ ൌ 2݌଴ଶሺܾ െ 2ܽ݌଴ ൅ 2݌଴ଶሻ 
When the values of p0 and ω1 are set, Kp and Ki are 
calculated by solving the six equations in (17) and (19) for the 
six unknowns (a-d, Ki, Kp). The value of p0 must be chosen so 
that the minimum settling time is achieved while satisfying a 
minimum of 30° phase margin and 6 dB gain margin. Since 
PLL is a rigid system and its parameters do not change, these 
amounts of margins are enough for a stable operation. Some 
simulations for different values of p0 were performed in 
MATLAB in order to find the best placement. The results are 
summarized in Table I. The open loop Bode diagram and the 
closed loop pole-zero map plot of the system with the designed 
parameters for PI-FF controller are illustrated in Fig. 4. It can be 
 
Fig. 3.  Bode diagram of MAF and approximated transfer function. 
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observed from the table and the figure that because of the 
presence of the zero, there is a high overshoot and the second 
order dominant pole approximation is roughly applicable to this 
fourth order system. In addition, feed-forward has been able to 
improve the response of the PI controller significantly. As 
illustrated in the figure, the zero of feed-forward has cancelled 
out the slow pole of the open loop transfer functions. Moreover, 
compared to the PI-Lead controller, it has been able to improve 
the settling time, margins and overshoot. 
E. Discretization 
Digital implementation of PLL requires discretization of the 
continuous components. Sampling interval ‘h’ for discretization 
is assumed to be 30 kHz. PI controller, integrator and lead 
compensator are discretized using Tustin method. Derivative 
terms in (15) are discretized by using Euler backward method. 
MAF is discretized in (20) by considering the equivalent of (4) 
in discrete-time domain. This filter has a high memory usage. 
For example, for a maximum 22.2 ms window size (45 Hz), 
simultaneous storage of 667 consecutive samples is required. 
 ̅ݒ௤ሺ݊ሻ ൌ ଵே∑ ݒ௤ሺ݇ሻ,
௡ିሺேିଵሻ
௞ୀ௡ 							ܰ ൌ ்ೢ௛  
Equation (20) can be simplified to (21), and the discrete-
time transfer function is obtained as shown in (22). 
 ̅ݒ௤ሺ݊ሻ ൌ ̅ݒ௤ሺ݊ െ 1ሻ ൅ ଵே ൣݒ௤ሺ݊ሻ െ ݒ௤ሺ݊ െ ܰሻ൧ 
 ܣெ஺ிሺݖሻ ൌ ଵே
ଵି௭షಿ
ଵି௭షభ  
An issue of the discretized MAF is that Tw must be exactly 
equal to an integer multiplication of the sampling interval. 
Otherwise, vq will not be averaged perfectly, and the 
effectiveness of MAF in eliminating the harmonic content is 
reduced. Some methods have been proposed in order to 
improve the averaging. First one is to define N equal to the 
nearest integer. The accuracy of this method is dependent on the 
sampling interval which can be improved by oversampling. 
However, speed of A/D and processer, and available memory 
may limit its rate. Other method is the variable sampling 
frequency in which the sampling interval is adjusted to be an 
integer division of the period. This method is very effective, but 
its digital implementation can be troublesome. More practical 
methods include linear or polynomial approximation of the 
signal between two consecutive samples. The implemented 
method with the linear approximation is illustrated in Fig. 5. 
The already averaged value over Nf samples in (21), is corrected 
by addition of the integration over the partial sample as follows. 
 ̅ݒ௤,ఈሺ݊ሻ ൌ ଵே೑ାఈ ൣ ௙ܰ̅ݒ௤ሺ݊ሻ ൅ ߙݒ௤൫݊ െ ௙ܰ൯൧, 
 ߙ ൌ ்ೢ௛ െ ௙ܰ,								 ௙ܰ ൌ ܨ݈݋݋ݎ ቀ
்ೢ
௛ ቁ 
V. FREQUENCY ADAPTIVE AVERAGING WINDOW 
Because the fundamental frequency of grid voltage is not 
constant, the size of averaging window must dynamically 
change according to the period of this component in order to be 
able to eliminate its harmonics. The resizing must be done so 
that it does not adversely affect the averaging process. In the 
proposed method, when the frequency is increasing or 
TABLE I.  RESULTS FOR CONTROL DESIGN AND STEP RESPONSE 
Parameter PI PI-Lead PI-FF
Phase margin 
@ frequency 
40.6° 
@ 5.2 Hz 
30°
@ 12.7 Hz 
34.2° 
@ 16.1 Hz 
Gain margin 13.2 dB 6.8 dB 8.75 dB
Settling time 196 ms 113 ms 83.5 ms
Rise time 28.3 ms 13.2 ms 11.3 ms
Overshoot 39.8 % 65.5 % 57.5 % 
Kp 29.4 59.8 106.1 
Ki 357.1 1605 2493 
 
 
Fig. 4.  Bode diagram and pole-zero map plot with PI-FF controller. 
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Fig. 5.  Approximation for integration over a partial sample. 
decreasing and the window is shrinking or expanding, the extra 
samples are subtracted from or added to the already integrated 
ones, and averaging is updated over the new window size. This 
resizing method is implemented on a sample-by-sample basis as 
depicted in Fig. 6 and described as follows. 
Expansion with new samples: 
The window is expanded from the right hand side. If the current 
calculated value of Nf is greater than the one in the previous 
sampling, a new sample is added to the integration in every 
sampling step, and no far old sample is subtracted. It continuous 
until the widow is expanded to the new size. This means that 
while expanding, (21) is replaced with 
 ቊ ௡ܰ௘௪
ൌ ௢ܰ௟ௗ ൅ 1
̅ݒ௤ሺ݊ሻ ൌ ଵே೙೐ೢ ൣ̅ݒ௤ሺ݊ െ 1ሻ ௢ܰ௟ௗ ൅ ݒ௤ሺ݊ሻ൧
. (25)
Shrinkage with old samples: 
The windows size is shrunk from the left hand side. If the 
current calculated value of Nf is less than the one in the previous 
sampling, a new sample is added in every sampling step, and 
simultaneously, two far old samples are subtracted. It 
continuous until the widow is shrunk to the new size. This 
means that while shrinking, (21) is replaced with 
 ቐ
௡ܰ௘௪ ൌ ௢ܰ௟ௗ െ 1
̅ݒ௤ሺ݊ሻ ൌ ଵே೙೐ೢ ቈ
̅ݒ௤ሺ݊ െ 1ሻ ௢ܰ௟ௗ ൅ ݒ௤ሺ݊ሻ െ
ݒ௤ሺ݊ െ ௢ܰ௟ௗሻ െ ݒ௤ሺ݊ െ ሾ ௢ܰ௟ௗ െ 1ሿሻ቉
.
Afterwards, MAF acts normally with the new window size. 
This method just needs a few more computations in every 
sampling step. It also lets the size update in a ramp manner, and 
therefore, with a reduced speed. This is beneficial because 
during phase change transients, the value of Δω changes to be 
integrated and interpreted as the phase change. But, in fact, no 
frequency change has happened, and window size should not 
change. Therefore, this slowed down resizing makes the output 
less susceptible to such transients which increase the output 
ripples. The speed of resizing can be further reduced in order to 
improve the performance. Resizing can be done in every m-th 
sampling step instead of in every step. Nonetheless, the speed 
should not be reduced too much, because the response speed to 
real frequency variations will be reduced. Simulations showed 
that a value of around 60 for m is enough for having a good 
response to phase variations and being still fast enough in 
response to frequency variations. 
VI. SIMULATION RESULTS 
Modeling and Simulation were done in PSCAD/EMTDC. A 
highly distorted voltage, as plotted in Fig. 7, was assumed as the 
input. It includes DC and the first to eleventh harmonics of 50 
Hz. It is assumed that the fundamental component is normalized 
to unity. In Fig. 8, the response to a worst case 180° step change 
in phase, and in Fig.9, the response to a small 10° step change 
followed by a 2 Hz step change in frequency are plotted. These 
figures show the error of detected phase, detected frequency and 
window size respectively, for both the PI-Lead (light red) and 
PI-FF (dark blue) controllers. Both controllers have desirable 
steady state responses, and errors have settled to zero. In 
transients, the derivative effect of lead compensator introduces 
some ripples in the output frequency. But, the PI-FF controller 
has more smooth frequency plot. The small ripples caused by 
feed-forward in transients are visible in the output phase of PI-
FF. The effect of added feed-forward compensator is more 
visible in the large signal response in Fig. 8. It has greatly 
improved the performance of PI controller compared to the PI-
Lead controller. During the small signal phase change, because 
of the operation of the sample-by-sample resizing method with 
reduced speed, the size of window has not changed 
considerably. During the frequency change, however, it has 
been able to follow the frequency of input signal. 
The transient parameters which are extracted from these 
plots are summarized in Table II. It shows that the performance 
of PI-FF controller is far better for large signal and still better 
for small signal phase variations. In frequency variations, the 
performance is quite the same as the PI-Lead controller. The 
differences in the small signal values in the Tables I and II are 
because of the small signal approximation, non-linearity, 
presence of harmonics and adaptive averaging window. 
VII. CONCLUSION 
The proposed PI-FF controller for the single-phase SRF-
PLL was able to follow the phase and frequency of the input 
signal. It was effective in decreasing the settling time and 
transient error compared to the PI-Lead controller, in response 
to small and large phase and frequency variations and in 
presence of high harmonic pollution. Moreover, with the 
implementation of the frequency equivalent of the angle feed-
forward term, the computational time required for calculation of 
this term is reduced. Finally, the proposed algorithm for 
adaptive averaging window size was able to follow the input 
frequency variations smoothly and with a desirable speed. 
 
Fig. 6.  Illustration of window resizing method. Fig. 7.  Normalised input signal and its fundamental component. 
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TABLE II.  SIMULATION RESULTS 
Parameter PI-FF PI-Lead
Large signal settling time 118 ms 143 ms
Large signal rise time 16.5 ms 37.5 ms
Large signal overshoot 15.9 % 20.6 %
Small signal settling time 106 ms 115 ms
Small signal rise time 11.5 ms 14.3 ms
Small signal overshoot 38.4 % 32.6 %
Frequency change Settling time 121 ms 129 ms
Frequency change rise time 17.9 ms 15.8 ms
Frequency change overshoot 30.4 % 34.0 %
Fig. 9.  Small signal followed by frequency change responses (50 ms/Div.). 
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Fig. 8.  Large signal response of PI-Lead (red) and PI-FF (blue) controllers. 
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